

**5**

*physical memory domain by receiving a set of control signals corresponding to the system memory domain from the memory controller of the computer system and generating a set of control signals corresponding to the physical memory domain.*

5

*60. The memory module of claim 18, wherein each of the first memory device and the second memory device comprises memory locations arranged in a plurality of banks.*

\* \* \* \* \*

**6**